## Bidirectional Voltage Level Translator for Open-Drain and Push-Pull Applications

## UM2002S8 SOP8 UM2002U8 TSSOP8

## General Description

The UM2002 is a bidirectional voltage level translator operational from 1.0 V to $3.6 \mathrm{~V}\left(\mathrm{~V}_{\text {reff( }}\right)$ and 1.8 V to $5.5 \mathrm{~V}\left(\mathrm{~V}_{\text {ref(B) }}\right)$, which allows bidirectional voltage translations between 1.0 V and 5 V without the need for a direction pin in open-drain or push-pull applications. Bit widths ranging from 1-bit or 2-bit are offered for level translation application with transmission speeds $<33 \mathrm{MHz}$ for an open-drain system with a 50 pF capacitance and a pull-up of $197 \Omega$.
The translators provide excellent ESD protection to lower voltage devices, and at the same time protect less ESD-resistant devices.

## Applications

- SPI, MICROWIRE and $\mathrm{I}^{2} \mathrm{C}$ Level Translation
- Low-Voltage ASIC Level Translation
- Smart Card Readers
- Cell-Phone Cradles
- Portable POS Systems
- Portable Communication Devices
- Low-Cost Serial Interfaces
- Cell-Phones
- GPS
- Telecommunications Equipment
- Consumer Electronics
- Household Appliances


## Features

- Provides Bidirectional Voltage Translation with No Direction Pin
- Less than 1.5 ns Maximum Propagation Delay
- Allows Voltage Level Translation between: 1). $1.0 \mathrm{~V} \mathrm{~V}_{\text {ref( } \mathrm{A})}$ and $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ or 5 V $\mathrm{V}_{\text {ref(B) }}$
2). $1.2 \mathrm{~V} \mathrm{~V}_{\text {ref( } \mathrm{A})}$ and $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ or 5 V $\mathrm{V}_{\text {ref(B) }}$
3). $1.8 \mathrm{~V} \mathrm{~V}_{\text {ref(A) }}$ and 3.3 V or $5 \mathrm{~V} \mathrm{~V}_{\text {ref(B) }}$
4). $2.0 \mathrm{~V}_{\text {ref( } \mathrm{A})}$ and $5 \mathrm{~V} \mathrm{~V}_{\text {ref(B) }}$
5). $3.3 \mathrm{~V}_{\text {ref( } \mathrm{A})}$ and $5 \mathrm{~V} \mathrm{~V}_{\text {ref(B) }}$
- Low $3.5 \Omega$ ON-State Connection between Input and Output Ports Provides Less Signal Distortion
- 5 V Tolerant I/O Ports to Support Mixed-Mode Signal Operation
- High-Impedance An and Bn Pins for EN=LOW
- Lock-up Free Operation
- Flow through Pinout for Ease of Printed-Circuit Board Trace Routing
- ESD Protection Exceeds: 4kV HBM per JESD22-A114 200V MM per JESD22-A115 1000V CDM per JESD22-C101
- Packages Offered: SOP8, TSSOP8

UM2002

## Pin Configurations

Top View


## Pin Description

| Pin Number | Symbol | Function |
| :---: | :---: | :--- |
| 1 | GND | Ground (0V) |
| 2 | VREFA | Low-voltage side reference supply voltage for An |
| 3,4 | A1,A2 | Low-voltage side; connected to VREFA through a pull-up <br> resistor |
| 5,6 | B1,B2 | High-voltage side; connected to VREFB through a pull-up <br> resistor |
| 7 | VREFB | High-voltage side reference supply voltage for Bn <br> 8 EN | | Switch enable input; connected to VREFB and pulled-up |
| :--- |
| through a high resistor |, |  |
| :--- |

## Ordering Information

| Part Number | Packaging Type | Marking Code | Shipping Qty |
| :---: | :---: | :---: | :---: |
| UM2002S8 | SOP8 | UM2002S8 | 2500pcs/13Inch <br> Tape \& Reel |
| UM2002U8 | TSSOP8 | 2002 U8 | 3000pcs/13Inch <br> Tape \& Reel |

Absolute Maximum Ratings (Note 1)
Over operating free-air temperature range (unless otherwise noted)

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {ref(A) }}$ | Reference Voltage (A) | -0.5 to +6 | V |
| $\mathrm{~V}_{\text {ref(B) }}$ | Reference Voltage (B) | -0.5 to +6 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | $-0.5($ Note 2$)$ to +6 | V |
| $\mathrm{~V}_{\text {IOO }}$ | Voltage on an input/output pin | $-0.5($ Note 2 ) to +6 | V |
| $\mathrm{I}_{\mathrm{ch}}$ | Channel Current (DC) | +128 | mA |
| $\mathrm{I}_{\mathrm{IK}}$ | Input Clamp Current | $\mathrm{V}_{\mathrm{I}}<0 \mathrm{~V}$ | -50 |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | mA |

Note 1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Note 2: The input and input/output negative voltage ratings may be exceeded if the input and input/output clamp current ratings are observed.

## Recommended Operating Conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IO}}$ | Voltage on an input/output pin | An, Bn | 0 | 5.5 | V |
| $\mathrm{V}_{\text {ref(A) }}$ <br> $($ Note 3) | Reference Voltage (A) | VREFA | 0 | 5.4 | V |
| $\mathrm{V}_{\text {ref(B) }}$ <br> $(\mathrm{Note} 3)$ | Reference Voltage (B) | VREFB | 0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}(\mathrm{EN})}$ | Input Voltage on pin EN |  | 0 | 5.5 | V |
| $\mathrm{I}_{\text {sw(pass) }}$ | Pass Switch Current |  |  | 64 | mA |
| $\mathrm{~T}_{\text {amb }}$ | Ambient Temperature | Operating in free-air | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

Note 3: $\mathrm{V}_{\text {ref(A) }} \leq \mathrm{V}_{\text {ref(B) }}-1 \mathrm{~V}$ for best results in level shifting applications.

## Electrical Characteristics

$\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Conditions | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 4) } \end{gathered}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | Input Clamping Voltage | $\begin{gathered} \hline \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA} ; \\ \mathrm{V}_{\mathrm{I}(\mathrm{EN})}=0 \mathrm{~V} \\ \hline \end{gathered}$ |  |  | -1.2 | V |
| $\mathrm{I}_{\mathrm{H}}$ | HIGH-level Input Current | $\begin{gathered} \mathrm{V}_{\mathrm{I}}=5 \mathrm{~V} ; \\ \mathrm{V}_{\mathrm{I}(\mathrm{EN})}=0 \mathrm{~V} \end{gathered}$ |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {(EN) }}$ | Input Capacitance on pin EN | $\mathrm{V}_{\mathrm{l}}=0 \mathrm{~V}$ or 3 V |  | 12 |  | pF |
| $\mathrm{C}_{\text {io(ff) }}$ | Off-state input/output capacitance | $\begin{gathered} \mathrm{An}, \mathrm{Bn} ; \\ \mathrm{V}_{\mathrm{o}}=0 \mathrm{~V} \text { or } 3 \mathrm{~V} ; \\ \mathrm{V}_{\mathrm{I}(\mathrm{EN})}=0 \mathrm{~V} \end{gathered}$ |  | 10 | 12 | pF |
| $\mathrm{C}_{\text {io(on) }}$ | On-state input/output capacitance | $\begin{gathered} \mathrm{An}, \mathrm{Bn} ; \\ \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \text { or } 3 \mathrm{~V} ; \\ \mathrm{V}_{\mathrm{IIEN})}=3 \mathrm{~V} \\ \hline \end{gathered}$ |  | 8 | $\begin{gathered} 12.5 \\ \text { (Note 5) } \end{gathered}$ | pF |
| $\mathrm{R}_{\text {on }}$ | ON-state resistance (Note 6) | $\begin{gathered} \mathrm{An}, \mathrm{Bn} ; \\ \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=64 \mathrm{~mA} ; \\ \mathrm{V}_{\mathrm{IEN})}=4.5 \mathrm{~V}(\text { Note } 7) \end{gathered}$ | 1 | 2.5 | 5.0 | $\Omega$ |
|  |  | $\begin{gathered} \mathrm{An}, \mathrm{Bn} ; \\ \mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=15 \mathrm{~mA} ; \\ \mathrm{V}_{\mathrm{IEN})}=4.5 \mathrm{~V} \\ \hline \end{gathered}$ |  | 4.5 | 7.5 |  |

Note 4: All typical values are at $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$.
Note 5: Not production tested, maximum value based on characterization data of typical parts.
Note 6: Measured by the voltage drop between the An and Bn terminals at the indicated current through the switch. ON-state resistance is determined by the lowest voltage of the two terminals.
Note 7: Guaranteed by design.

## Switching Characteristics (translating down)

Over recommended operating free-air temperature range(unless otherwise noted). Values guaranteed by design.

| Symbol | Parameter | Test Conditions | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{M}}=1.15 \mathrm{~V}$ (see Figure 1). |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | LOW to HIGH propagation delay | from (input) <br> Bn to (output) An. | 0 | 3.5 | 0 | 2.7 | 0 | 2.2 | ns |
| $\mathrm{t}_{\text {PHL }}$ | HIGH to LOW propagation delay |  | 0 | 3.5 | 0 | 3.0 | 0 | 2.3 | ns |
| $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=2.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=2.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{M}}=0.75 \mathrm{~V}$ (see Figure 1). |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | LOW to HIGH propagation delay | from (input) <br> Bn to (output) An. | 0 | 3.5 | 0 | 2.7 | 0 | 2.2 | ns |
| $\mathrm{t}_{\text {PHL }}$ | HIGH to LOW propagation delay |  | 0 | 4.0 | 0 | 3.0 | 0 | 2.3 | ns |

## Switching Characteristics (translating up)

Over recommended operating free-air temperature range(unless otherwise noted). Values guaranteed by design.

| Symbol | Parameter | Test Conditions | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=2.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{TT}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{M}}=1.15 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=300 \Omega$ (see Figure 1). |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | LOW to HIGH <br> propagation delay | from (input) <br> An to (output) Bn. | 0 | 3.35 | 0 | 2.5 | 0 | 2.0 | ns |
| $\mathrm{t}_{\text {PHL }}$ | HIGH to <br> LOW <br> propagation <br> delay |  | 0 | 4.35 | 0 | 3.25 | 0 | 2.4 | ns |
| $\mathrm{V}_{\mathrm{I}(\mathrm{EN})}=2.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=1.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{TT}}=2.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{M}}=0.75 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=300 \Omega$ (see Figure 1). |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | LOW to <br> HIGH <br> propagation <br> delay | from (input) <br> An to (output) Bn. | 0 | 3.35 | 0 | 2.5 | 0 | 2.0 | ns |
| $\mathrm{t}_{\text {PHL }}$ | HIGH to LOW propagation delay |  | 0 | 4.5 | 0 | 3.5 | 0 | 2.5 | ns |



Fig 1. Load circuit for outputs

## Applications Information

## Detail Description

The UM2002 is a bidirectional voltage level translator operational from 1.0 V to $3.6 \mathrm{~V}\left(\mathrm{~V}_{\text {ref( }}(\mathrm{A})\right.$ ) and 1.8 V to $5.5 \mathrm{~V}\left(\mathrm{~V}_{\text {ref(B) }}\right)$, which allows bidirectional voltage translations between 1.0 V and 5 V without the need for a direction pin in open-drain or push-pull applications.
When the An or Bn port is LOW, the clamp is in the ON-state and a low resistance connection exists between the An and Bn ports. The low ON-state resistance ( $\mathrm{R}_{\mathrm{on}}$ ) of the switch allows connections to be made with minimal propagation delay. Assuming the higher voltage is on the Bn port when the Bn port is HIGH , the voltage on the An port is limited to the voltage set by $\mathrm{V}_{\text {ref(A) }}$. When the An port is HIGH, the Bn port is pulled to the drain pull-up supply voltage $\left(\mathrm{V}_{\mathrm{pu}(\mathrm{D})}\right)$ by the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control.
When EN is HIGH, the translator switch is on, and the An I/O are connected to the Bn I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. The EN input circuit is designed to be supplied by $\mathrm{V}_{\text {ref(B) }}$. To ensure the high-impedance state during power-up or power-down, EN must be LOW.
All channels have the same electrical characteristics and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the switch is symmetrical.

## Enable and Disable


(1) The applied voltages at $\mathrm{V}_{\text {ref(1) }}$ and $\mathrm{V}_{\text {pu(D) }}$ should be such that $\mathrm{V}_{\text {bias(ref)(2) }}$ is at least 1 V higher than $\mathrm{V}_{\text {ref(1) }}$ for best translator operation.
Fig 2. Typical application circuit (switch always enabled)

(1) In the Enabled mode, the applied enable voltage $\mathrm{V}_{\mathrm{I}(\in \mathrm{N})}$ and the applied voltage at $\mathrm{V}_{\text {ref(1) }}$ should be such that $\mathrm{V}_{\text {bias(ref)(2) }}$ is at least 1 V higher than $\mathrm{V}_{\text {ref(1) }}$ for best translator operation.

Fig 3. Typical application circuit (switch enable control)


Fig 4. Bidirectional translation to multiple higher voltage levels

## Bidirectional translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to VREFB and both pins pulled to HIGH side $\mathrm{V}_{\text {pu(D) }}$ through a pull-up resistor (typically $200 \mathrm{k} \Omega$ ). This allows VREFB to regulate the EN input. A filter capacitor on VREFB is recommended. The master output driver can be totem pole or open-drain (pull-up resistors may be required) and the slave device output can be totem pole or open-drain (pull-up resistors are required to pull the Bn outputs to $\mathrm{V}_{\mathrm{pu}(\mathrm{D})}$ ). However, if either output is totem pole, data must be unidirectional or the outputs must be 3-stateable and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open-drain, no direction control is needed.
The reference supply voltage $\left(\mathrm{V}_{\text {ref( }}(\mathrm{A})\right.$ ) is connected to the processor core power supply voltage. When VREFB is connected through a $200 \mathrm{k} \Omega$ resistor to a 3.3 V to $5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{pu}(\mathrm{D})}$ power supply, and $\mathrm{V}_{\text {ref(A) }}$ is set between 1.0 V and $\left(\mathrm{V}_{\mathrm{pu}(\mathrm{D})}-1 \mathrm{~V}\right)$, the output of each An has a maximum output voltage equal to VREFA, and the output of each Bn has a maximum output voltage equal to $\mathrm{V}_{\mathrm{pu}(\mathrm{D})}$.

## Application operating conditions

Refer to Figure 4

| Symbol | Parameter | Conditions | Min | Typ <br> (Note 8) | Max | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ref(B) }}$ | Reference Bias Voltage (B) |  | $\mathrm{V}_{\text {ref(A) }}+0.6$ | 2.1 | 5 | V |
| $\mathrm{~V}_{\mathrm{I}(\mathrm{EN})}$ | Input Voltage on pin EN |  | $\mathrm{V}_{\text {ref(A) }}+0.6$ | 2.1 | 5 | V |
| $\mathrm{~V}_{\text {ref(A) }}$ | Reference Voltage (A) |  | 0 | 1.5 | 4.4 | V |
| $\mathrm{I}_{\text {sw(pass) }}$ | Pass Switch Current |  |  | 14 |  | mA |
| $\mathrm{I}_{\mathrm{ref}}$ | Reference Current | Transistor |  | 5 |  | $\mu \mathrm{~A}$ |
| $\mathrm{~T}_{\text {amb }}$ | Ambient Temperature | Operating <br> in <br> free-air | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

Note 8: All typical values are at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.

## Sizing pull-up resistor

The pull-up resistor value needs to limit the current through the pass transistor when it is in the ON state to about 15 mA . This ensures a pass voltage of 260 mV to 350 mV . If the current through the pass transistor is higher than 15 mA , the pass voltage also is higher in the ON state. To set the current through each pass transistor at 15 mA , the pull-up resistor value is calculated as:
$R_{P U}=\frac{V_{p u(D)}-0.35 \mathrm{~V}}{0.015 \mathrm{~A}}$
The table below summarizes resistor reference voltages and currents at $15 \mathrm{~mA}, 10 \mathrm{~mA}$, and 3 mA . The resistor values shown in the $+10 \%$ column or a larger value should be used to ensure that the pass voltage of the transistor would be 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the UM2002 device at 0.175 V , although the 15 mA only applies to current flowing through the UM2002 device.

## Pull-up resistor values

Calculated for $\mathrm{V}_{\mathrm{OL}}=0.35 \mathrm{~V}$; assumes output driver $\mathrm{V}_{\mathrm{OL}}=0.175 \mathrm{~V}$ at stated current.

| $\mathbf{V}_{\text {pu(D) }}$ | Pull-up resistor value ( $\mathbf{\Omega})$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{1 5 m A}$ |  | $\mathbf{1 0 m A}$ |  | $\mathbf{3 m A}$ |  |
|  | Nominal | $\mathbf{+ 1 0} \%$ <br> (Note 9) | Nominal | $\mathbf{+ 1 0} \%$ <br> (Note 9) | Nominal | $+\mathbf{1 0} \%$ <br> (Note 9) |
| 5 V | 310 | 341 | 465 | 512 | 1550 | 1705 |
| 3.3 V | 197 | 217 | 295 | 325 | 983 | 1082 |
| 2.5 V | 143 | 158 | 215 | 237 | 717 | 788 |
| 1.8 V | 97 | 106 | 145 | 160 | 483 | 532 |
| 1.5 V | 77 | 85 | 115 | 127 | 383 | 422 |
| 1.2 V | 57 | 63 | 85 | 94 | 283 | 312 |

Note 9: $+10 \%$ to compensate for $\mathrm{V}_{\mathrm{CC}}$ range and resistor tolerance.

## Package Information

## UM2002S8 SOP8

## Outline Drawing

| Top View <br> Side View | End View | DIMENSIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Symbol | MILLIMETERS |  | INCHES |  |
|  |  |  | Min | Max | Min | Max |
|  |  | A | 1.350 | 1.750 | 0.053 | 0.069 |
|  |  | A1 | 0.100 | 0.250 | 0.004 | 0.010 |
|  |  | A2 | 1.350 | 1.550 | 0.053 | 0.061 |
|  |  | b | 0.33 | 0.51 | 0.013 | 0.020 |
|  |  | c | 0.170 | 0.250 | 0.006 | 0.010 |
|  |  | D | 4.700 | 5.100 | 0.185 | 0.200 |
|  |  | E | 3.800 | 4.000 | 0.150 | 0.157 |
|  |  | E1 | 5.800 | 6.200 | 0.228 | 0.244 |
|  |  | e | 1.270 (BSC) |  | 0.050 (BSC) |  |
|  |  | L | 0.400 | 1.270 | 0.016 | 0.050 |
|  |  | $\theta$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

## Land Pattern

|  | NOTES: <br> 1. Compound dimension: $4.90 \times 3.90$; <br> 2. Unit: mm; <br> 3. General tolerance $\pm 0.05 \mathrm{~mm}$ unless otherwise specified; <br> 4. The layout is just for reference. |
| :---: | :---: |

Tape and Reel Orientation


UM2002

## UM2002U8: TSSOP8

Outline Drawing

|  | DIMENSIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | MILLIMETERS |  | INCHES |  |
|  |  | Min | Max | Min | Max |
|  | A | - | 1.200 | - | 0.048 |
|  | A1 | 0.050 | 0.150 | 0.002 | 0.006 |
|  | A2 | 0.900 | 1.050 | 0.036 | 0.042 |
|  | A3 | 0.340 | 0.540 | 0.014 | 0.022 |
|  | b | 0.200 | 0.280 | 0.008 | 0.011 |
|  | c | 0.100 | 0.190 | 0.004 | 0.008 |
|  | D | 2.830 | 3.030 | 0.113 | 0.121 |
|  | E | 6.200 | 6.600 | 0.248 | 0.264 |
|  | E1 | 4.300 | 4.500 | 0.172 | 0.180 |
|  | e | 0.6 | BSC | 0.02 | BSC |
|  | L | 0.450 | 0.750 | 0.018 | 0.030 |
|  | L1 |  | REF | 0.04 | REF |
|  | L2 | 0.25 | SC | 0.01 | 3SC |
|  | $\theta 1$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
|  | $\theta 2$ | $10^{\circ}$ | $14^{\circ}$ | $10^{\circ}$ | $14^{\circ}$ |
|  | $\theta 3$ | $10^{\circ}$ | $14^{\circ}$ | $10^{\circ}$ | $14^{\circ}$ |

## Land Pattern



## Tape and Reel Orientation



## IMPORTANT NOTICE

The information in this document has been carefully reviewed and is believed to be accurate. Nonetheless, this document is subject to change without notice. Union assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any update. Union reserves the right to make changes, at any time, in order to improve reliability, function or design and to attempt to supply the best product possible.

Union Semiconductor, Inc
Add: Unit 606, No. 570 Shengxia Road, Shanghai 201210
Tel: 021-51093966
Fax: 021-51026018
Website: www.union-ic.com

